View MAX9961BLCCQ-D_5521413.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description the max9961/max9962 dual, low-power, high-speed, pin electronics driver/comparator/load (dcl) ics include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. the driver features a wide voltage range and high- speed operation, includes high-impedance and active- termination (3rd-level drive) modes, and is highly linear even at low voltage swings. the dual comparator pro- vides low dispersion (timing variation) over a wide vari- ety of input conditions. the clamps provide damping of high-speed device-under-test (dut) waveforms when the device is configured as a high-impedance receiver. the programmable load supplies up to 2ma of source and sink current. the load facilitates contact/continuity testing and pullup of high-output-impedance devices. the max9961a/max9962a provide tight matching of offset for the drivers and the comparators, allowing ref- erence levels to be shared across multiple channels in cost-sensitive systems. use the max9961b/max9962b for system designs that incorporate independent refer- ence levels for each channel. the max9961/max9962 provide high-speed, differen- tial control inputs compatible with lvpecl, lvds, and gtl. the max9961/max9962 are available with option- al internal termination resistors. the open-collector comparator outputs are available with or without inter- nal pullup resistors. the optional internal resistors sig- nificantly reduce the discrete component count on the circuit board. a 3-wire, low-voltage, cmos-compatible serial interface programs the low-leakage, slew-rate limit, and tri-state/ terminate operational configurations of the max9961/ max9962. the max9961/max9962s?operating range is -1.5v to +6.5v with power dissipation of only 900mw per chan- nel. the devices are available in a 100-pin, 14mm x 14mm body, and 0.5mm pitch tqfp. an exposed 8mm x 8mm die pad on the top (max9961) or bottom (max9962) of the package facilitates efficient heat removal. the device is specified to operate with an internal die temperature of +70? to +100?, and fea- tures a die temperature monitor output. applications low-cost mixed-signal/system-on-chip ate commodity memory ate pci or vxi programmable digital instruments features ? low power dissipation: 900mw/channel (typ) ? high speed: 500mbps at 3v p-p ? programmable 2ma active-load current ? low timing dispersion ? wide -1.5v to +6.5v operating range ? active termination (3rd-level drive) ? low-leakage mode: 15na (max) ? integrated clamps ? interface easily with most logic families ? integrated pmu connection ? digitally programmable slew rate ? internal termination resistors ? low offset error max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ________________________________________________________________ maxim integrated products 1 ordering information 19-3256; rev 0; 4/04 for pricing, delivery, and ordering information, please contact maxim/dallas direct! at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. * future product?ontact factory for availability. ** epr = exposed pad reversed (top), ep = exposed pad (bottom). pin configurations appear at end of data sheet. selector guide appears at end of data sheet. part temp range pin-package** max9961 adccq 0 o c to +70 o c 100 tqfp-epr max9961agccq* 0 o c to +70 o c 100 tqfp-epr max9961alccq 0 o c to +70 o c 100 tqfp-epr max9961bdccq 0 o c to +70 o c 100 tqfp-epr max9961bgccq* 0 o c to +70 o c 100 tqfp-epr max9961blccq 0 o c to +70 o c 100 tqfp-epr max9962 adccq* 0 o c to +70 o c 100 tqfp-ep max9962agccq* 0 o c to +70 o c 100 tqfp-ep max9962alccq* 0 o c to +70 o c 100 tqfp-ep max9962bdccq* 0 o c to +70 o c 100 tqfp-ep max9962bgccq* 0 o c to +70 o c 100 tqfp-ep max9962blccq* 0 o c to +70 o c 100 tqfp-ep
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. v cc to gnd .........................................................-0.3v to +11.5v v ee to gnd............................................................-7.0v to +0.3v v cc - v ee ................................................................-0.3v to +18v gs to gnd .............................................................................?v data_, ndata_, rcv_, nrcv_, lden_, nlden_ to gnd................................................-2.5v to +5.0v data_ to ndata_, rcv_ to nrcv_, lden_ to nlden_.....?.5v v cco _ to gnd ..........................................................-0.3v to +5v sclk, din, cs , rst , tdata_, trcv_, tlden_ to gnd ...................................................-1.0v to +5v dhv_, dlv_, dtv_, chv_, clv_, com_, force_, sense_ to gnd.................................-2.5v to +7.5v dut_, ldh_, ldl_ to gnd ...................................-2.5v to +7.5v cphv_ to gnd ......................................................-2.5v to +8.5v cplv_ to gnd.......................................................-3.5v to +7.5v dhv_ to dlv_ ......................................................................?0v dhv_ to dtv_ ......................................................................?0v dlv_ to dtv_.......................................................................?0v chv_ or clv_ to dut_ ........................................................?0v ch_, nch_, cl_, ncl_ to gnd...............................-2.5v to +5v all other pins to gnd .......................(v ee - 0.3v) to (v cc + 0.3v) dhv_, dlv_, dtv_, chv_, clv_, cphv_, cplv_ current ...?0ma temp current...................................................-0.5ma to +20ma dut_ short circuit to -1.5v to +6.5v..........................continuous power dissipation (t a = +70?) max9961_ _ccq (derate 167mw/? above +70?) ...13.3w* max9962_ _ccq (derate 45.5mw/? above +70?) ....3.6w* storage temperature range .............................-65? to +150? junction temperature ......................................................+125? lead temperature (soldering, 10s) .................................+300? parameter symbol conditions min typ max units power supplies positive supply v cc 9.5 9.75 10.5 v negative supply v ee -6.5 -5.25 -4.5 v v ldh _ = v ldl _ = 0 90 110 positive supply current (note 2) i cc v ldh _ = v ldl _ = 5v 100 120 ma v ldh _ = v ldl _ = 0 -180 -200 negative supply current (note 2) i ee v ldh _ = v ldl _ = 5v -190 -210 ma power dissipation p d (notes 2, 3) 1.8 2.1 w dut_ characteristics operating voltage range v dut (note 4) -1.5 +6.5 v lleak = 0, 0 v dut _ 3v ?.5 leakage current in high-impedance mode i dut lleak = 0, v dut _ = -1.5v, +6.5v ? ? lleak = 1; v dut_ = -1.5v, 0, +3v; v ldh _ = v ldl _ = 0, 5v; t j < +90? ?5 leakage current in low-leakage mode lle ak = 1, v d u t _ = 6.5v , t j < + 90c , v c h v _ = v c lv _ = 6.5v , v ld h _ = v ld l _ = 0, 5v ?0 na driver in term mode (dut_ = dtv_) 1 combined capacitance c dut driver in high-impedance mode 5 pf low-leakage enable time (notes 5, 7) 20 ? * dissipation wattage values are based on still air with no heat sink for the max9961 and slug soldered to board copper for the max9962. actual maximum allowable power dissipation is a function of heat extraction technique and may be substantially higher.
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load _______________________________________________________________________________________ 3 parameter symbol conditions min typ max units low-leakage disable time (notes 6, 7) 20 ? low-leakage recovery time to return to the specified maximum leakage after a 3v, 4v/ns step at dut_ (note 7) 15 ? level programming inputs (dhv_, dlv_, dtv_, chv_, clv_, cphv_, cplv_, com_, ldh_, ldl_) input bias current i bias ?5 ? settling time to 0.1% of full-scale change (note 7) 1 s differential control inputs (data_, ndata_, rcv_, nrcv_, lden_, nlden_) input high voltage v ih 0.85 3.50 v input low voltage v il -0.20 +3.10 v differential input voltage v diff ?.15 ?.00 v input bias current max996_ _dccq, ?5 ? input termination voltage v tdata _ v trcv _ v tlden _ max996_ _gccq, max996_ _lccq -0.2 +3.5 v input termination resistor max996_ _gccq, max996_ _lccq, between signal and corresponding termination voltage input 48 52 ? single-ended control inputs ( cs , sclk, din, rst ) internal threshold reference v thrint 1.05 1.25 1.45 v internal reference output resistance r o 20 k ? external threshold reference v thr 0.43 1.73 v input high voltage v ih v thr + 0.20 3.5 v input low voltage v il -0.1 v thr - 0.20 v input bias current i b ?5 ? serial interface timing (figure 4) sclk frequency f sclk 50 mhz sclk pulse-width high t ch 8ns sclk pulse-width low t cl 8ns cs low to sclk high setup t css0 3.5 ns cs high to sclk high setup t css1 3.5 ns sclk high to cs high hold t csh1 3.5 ns din to sclk high setup t ds 3.5 ns din to sclk high hold t dh 3.5 ns cs pulse-width high t cswh 20 ns electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 4 _______________________________________________________________________________________ parameter symbol conditions min typ max units temperature monitor (temp) nominal voltage t j = +70?, r l 10m ? 3.43 v temperature coefficient +10 mv/? output resistance 15 k ? drivers (note 8) dc output characteristics (r l 10m ? ) max996_a ?5 dhv_, dlv_, dtv_ output offset voltage v os at dut_ with v dhv _, v dtv _, v dlv _ independently tested at +1.5v max996_b ?00 mv dhv_, dlv_, dtv_ output-offset temperature coefficient ?5 ?/? dhv_, dlv_, dtv_ gain av measured with v dhv _, v dlv _, and v dtv _ at 0 and 4.5v 0.960 1.001 v/v dhv_, dlv_, dtv_ gain temperature coefficient -35 ppm/? v dut _ = 1.5v, 3v (note 9) ? linearity error full range (notes 9, 10) ?5 mv dhv_ to dlv_ crosstalk v dlv _ = 0, v dhv _ = 200mv, 6.5v ? mv dlv_ to dhv_ crosstalk v dhv _ = 5v, v dlv _ = -1.5v, +4.8v 2 mv dtv_ to dlv_ and dhv_ crosstalk v dhv _ = 3v, v dlv _ = 0, v dtv _ = -1.5v, +6.5v ? mv dhv_ to dtv_ crosstalk v dtv _ = 1.5v, v dlv _ = 0, v dhv _ = 1.6v, 3v ? mv dlv_ to dtv_ crosstalk v dtv _ = 1.5v, v dhv _ = 3v, v dlv _ = 0v, 1.4v ? mv dhv_, dtv_, dlv_ dc power- supply rejection ratio psrr (note 11) 40 db maximum dc drive current i dut _ ?0 ?20 ma dc output resistance r dut _i dut _ = ?0ma (note 12) 49 50 51 ? i dut _ = ?ma to ?ma 0.5 dc output resistance variation ? r dut _ i dut _ = ?ma to ?0ma 1 2.5 ? sense resistance r sense 7.50 10 13.75 k ? force resistance r force 320 400 500 ? force capacitance c force 1pf dynamic output characteristics (z l = 50 ? ) v dlv _ = 0, v dhv _ = 0.1v 30 v dlv _ = 0, v dhv _ = 1v 40 drive-mode overshoot v dlv _ = 0, v dhv _ = 3v 50 mv term-mode overshoot (note 13) 0 mv electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load _______________________________________________________________________________________ 5 parameter symbol conditions min typ max units settling time to within 25mv 3v step (note 14) 10 ns settling time to within 5mv 3v step (note 14) 20 ns timing characteristics (z l = 50 ? ) (note 15) prop delay, data to output t pdd 2.2 ns prop delay match, t lh vs. t hl 3v p-p ?0 ps prop delay match, drivers within package (note 16) 40 ps prop delay temperature coefficient +3 ps/? prop delay change vs. pulse width 3v p-p , 40mhz, 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width ?0 ps prop delay change vs. common-mode voltage v dhv _ - v dlv _ = 1v, v dhv _ = 0 to 6v 85 ps prop delay, drive to high impedance t pddz v dhv _ = 1.0v, v dlv _ = -1.0v, v dtv _ = 0 3.1 ns prop delay, high impedance to drive t pdzd v dhv _ = 1.0v, v dlv _ = -1.0v, v dtv _ = 0 3.2 ns prop delay, drive to term t pddt v dhv _ = 3v, v dlv _ = 0, v dtv _ = 1.5v 2.4 ns prop delay, term to drive t pdtd v dhv _ = 3v, v dlv _ = 0, v dtv _ = 1.5v 2.1 ns dynamic performance (z l = 50 ? ) 0.2v p-p, 20% to 80% 0.37 1v p-p, 10% to 90% 0.63 3v p-p, 10% to 90% 1.0 1.2 1.5 rise and fall time t r , t f 5v p-p, 10% to 90% 2.0 ns rise- and fall-time match t r vs. t f 3v p-p, 10% to 90% ?.03 ns sc1 = 0, sc0 = 1 slew rate percent of full speed (sc0 = sc1 = 0), 3v p-p , 20% to 80% 75 % sc1 = 1, sc0 = 0 slew rate percent of full speed (sc0 = sc1 = 0), 3v p-p , 20% to 80% 50 % sc1 = 1, sc0 = 1 slew rate percent of full speed (sc0 = sc1 = 0), 3v p-p , 20% to 80% 25 % 0.2v p-p 0.65 1v p-p 1.0 3v p-p 2.0 minimum pulse width (note 17) 5v p-p 2.9 ns 0.2v p-p 1700 1v p-p 1000 3v p-p 500 data rate (note 18) 5v p-p 350 mbps electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 6 _______________________________________________________________________________________ parameter symbol conditions min typ max units dynamic crosstalk (note 19) 10 mv p-p rise and fall time, drive to term t dtr , t dtf v dhv_ = 3v, v dlv_ = 0, v dtv_ = 1.5v, 10% to 90%, figure 1a (note 20) 1.6 ns rise and fall time, term to drive t tdr , t tdf v dhv _ = 3v, v dlv _ = 0, v dtv _ = 1.5v, 10% to 90%, figure 1b (note 20) 0.7 ns comparators (note 8) dc characteristics input voltage range v in (note 4) -1.5 +6.5 v differential input voltage v diff ? v hysteresis v hyst 0mv max996_a ?0 input offset voltage v os v dut _ = 1.5v max996_b ?00 mv input-offset-voltage temperature coefficient ?0 ?/? v dut _ = 0, 3v 47 78 v dut _ = 0, 6.5v 54 78 common-mode rejection ratio (note 21) cmrr v dut _ = -1.5, +6.5v 44 61 db v dut _ = 1.5v, 3v ? v dut _ = 6.5v ? linearity error (note 9) v dut _ = -1.5v ?5 mv v cc power-supply rejection ratio (note 11) psrr v dut _ = -1.5v, +6.5v 57 80 db v dut _ = 0, 6.5v 44 64 v ee power-supply rejection ratio (note 11) psrr v dut _ = -1.5v 33 60 db ac characteristics (note 22) minimum pulse width t pw ( min ) (note 23) 0.7 ns prop delay t pdl 2.2 ns prop delay temperature coefficient +6 ps/? prop delay match, high/low vs. low/high ?5 ps prop delay match, comparators within package (note 16) 35 ps v chv _ = v clv _ = 0, 6.4v ?5 prop delay dispersion vs. common-mode input (note 24) v chv _ = v clv _ = -1.4v ?75 ps prop delay dispersion vs. overdrive 100mv to 1v 220 ps electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load _______________________________________________________________________________________ 7 parameter symbol conditions min typ max units prop delay dispersion vs. pulse width 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width ?0 ps prop delay dispersion vs. slew rate 0.5v/ns to 2v/ns slew rate 100 ps term mode 250 waveform tracking 10% to 90% v dut _ = 1.0v p-p , t r = t f = 1.0ns, 10% to 90% relative to timing at 50% point h i g h- i m p ed ance m od e 500 ps logic outputs (ch_, nch_, cl_, ncl_) v cco _ voltage range v vcco _ 0 3.5 v output low-voltage compliance set by i ol , r term , and v cco _ -0.5 v output high current i oh max996_ _dccq, max996_ _gccq -0.05 0 +0.10 ma output low current i ol max996_ _dccq, max996_ _gccq 7.6 8 8.4 ma output high voltage v oh i ch _ = i nch _ = i cl _ = i ncl _ = 0, max996_ _lccq v cco - 0.05 v c c o_ - 0.005 v output low voltage v ol i ch _ = i nch _ = i cl _ = i ncl _ = 0, max996_ _lccq v c c o_ - 0.4 v output voltage swing i ch _ = i nch _ = i cl _ = i ncl _ = 0, max996_ _lccq 360 390 440 mv output termination resistor r term single-ended measurement from v cco _ to ch_, nch_, cl_, ncl_, max996_ _lccq 48 52 ? max996_ _dccq, max996_ _gccq, r term = 50 ? at end of line 280 differential rise time t r 20% to 80% max996_ _lccq 280 ps max996_ _dccq, max996_ _gccq, r term = 50 ? at end of line 280 differential fall time t f 20% to 80% max996_ _lccq 280 ps clamps high-clamp input voltage range v cph _ -0.3 +7.5 v low-clamp input voltage range v cpl _ -2.5 +5.3 v at dut_ with i dut _ = 1ma, v cphv _ = 0 100 clamp offset voltage v os at dut_ with i dut _ = -1ma, v cplv _ = 0 100 mv offset-voltage temperature coefficient 0.5 mv/?c i dut _ = 1ma, v cphv _ = 0 54 clamp power-supply rejection ratio (note 11) psrr i dut _ = -1ma, v cplv _ = 0 54 db voltage gain a v 0.96 1.00 v/v electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 8 _______________________________________________________________________________________ parameter symbol conditions min typ max units voltage-gain temperature coefficient -100 ppm/? i dut _ = 1ma, v cplv _ = -1.5v, v cphv _ = -0.3v to +6.5v ?0 clamp linearity i dut _ = -1ma, v cphv _ = 6.5v, v cplv _ = -1.5v to +5.3v ?0 mv v cplv _ = -1.5v, v cphv _ = 0, v dut _ = 6.5v 50 95 short-circuit output current i scdut _ v cplv _ = 5v, v cphv _ = 6.5v, v dut _ = -1.5v -95 -50 ma clamp dc impedance r out v cphv _ = 3v, v cplv _ = 0, i dut _ = ?ma and ?5ma 50 55 ? active load (driver in high-impedance mode, unless otherwise noted.) commutation amplifier (v com_ = +2.5v, i source = i sink = 2ma, r l > 1m ? ) com_ voltage range v com _ -1.5 +5.7 v com_ offset voltage vos ?00 mv offset-voltage temperature coefficient ?00 ?/? com_ voltage gain a v v com _ = 0, 4.5v 0.98 1.00 v/v voltage-gain temperature coefficient -20 ppm/? com_ linearity error v com _ = -1.5v, +5.7v (note 9) ? ?5 mv com_ output voltage power- supply rejection ratio psrr 40 db output characteristics (i source = i sink = 2ma, r l > 1m ? ) differential voltage range v dut__ - v com_ -7.2 +8.0 v output resistance, sink or source ro v dut _ = 4.5v, 6.5v with v com _ = -1.5v, and v dut _ = -1.5v, +0.5v with v com _ = 5.7v 200 500 k ? output resistance, linear region ro i dut _ = ?ma, v com_ = +2.5v 60 ? deadband 95% i source to 95% i sink , v com_ = +2.5v 310 450 mv source current (v dut_ = +5v, v com_ = +2.5v) maximum source current v ldl _ = 5.5v 2.1 2.2 2.3 ma source programming gain a tc v ldl _ = 1.25v, 5v 392 400 408 ?/v source current offset (combined offset of ldl_ and gs) i os v ldl_ = 20mv -5 +10 ? v ldl _ = 100mv -0.02 source-current temperature coefficient v ldl _ = 5v -0.3 ?/? electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load _______________________________________________________________________________________ 9 note 1: all minimum and maximum limits are 100% production tested. tests are performed at nominal supply voltages unless oth- erwise noted. note 2: total for dual device at worst-case setting; driver enabled and load disabled. r l 10m ? . the supply currents are mea- sured with typical supply voltages. note 3: does not include internal dissipation of the comparator outputs. for max996_ _lccq, additional power dissipation is typi- cally (32ma) x (v vcco ). note 4: externally forced voltages can exceed this range provided that the absolute maximum ratings are not exceeded. note 5: transition time from lleak being asserted to leakage current dropping below specified limits. note 6: transition time from lleak being deasserted to output returning to normal operating mode. note 7: based on simulation results only. note 8: with the exception of offset and gain/cmrr tests, reference input values are calibrated for offset and gain. note 9: relative to straight line between 0 and 4.5v. electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1) parameter symbol conditions min typ max units v ldl _ = 100mv ?.7 ? source-current power-supply rejection ratio psrr v ldl _ = 5v ? ?00 ?/v s our ce- c ur r ent li near i ty ( n ote 25) v ldl _ = 100mv, 1.25v, 5v ? ?0 ? sink current (v dut_ = 0, v com_ = +2.5v) maximum sink current v ldh _ = 5.5v -2.3 -2.2 -2.1 ma sink programming gain a tc v ldh _ = 1.25v to 5v -408 -400 -392 ma/v sink current offset (combined offset of ldh_ and gs) i os v ldh_ = 20mv -10 +5 ? v ldh _ = 100mv +0.05 sink-current temperature coefficient v ldh _ = 5v +0.4 ?/? v ldh _ = 100mv ?.3 ? sink-current power-supply rejection ratio psrr v ldh _ = 5v ?.7 ?00 ?/v sink-current linearity v ldh _ = 100mv, 1.25v, 5v (note 25) ?0 ?5 ? ground sense (gs) voltage range v gs verified by gs common-mode error test ?50 mv v dut _ = 0, v com_ = +2.5v, v gs = 250mv, v ldh _ - v gs = 2.5v ? common-mode error v dut _ = 5v, v com_ = +2.5v, v gs = 250mv, v ldl _ - v gs = 2.5v ? ? input bias current v gs = 0 ?5 ? ac characteristics (z l = 50 ? to gnd) i source = 2ma, v com _ = -1.5v 2.5 enable time (note 26) t en i sink = 2ma, v com _ = +1.5v 2.2 ns i source = 2ma, v com _ = -1.5v 1.7 disable time (note 26) t dis i sink = 2ma, v com _ = +1.5v 1.7 ns to 10% 0.4 current settling time on commutation i source = i sink = 500? (notes 7 and 27) to 1% 1.1 ns spike during enable/disable transition i source = i sink = 2ma, v com _ = 0 30 mv
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 10 ______________________________________________________________________________________ note 10: specifications measured at the end points of the full range. full ranges are -1.3v v dhv_ +6.5v, -1.5v v dlv_ +6.3v, -1.5v v dtv_ +6.5v. note 11: change in offset voltage with power supplies independently set to their minimum and maximum values. note 12: nominal target value is 50 ? . contact factory for alternate trim selections within the 45 ? to 51 ? range. note 13: v dtv_ = +1.5v, r s = 50 ? . external signal driven into t-line is a 0 to +3v edge with 1.2ns rise time (10% to 90%). measurement is made using the comparator. note 14: measured from the crossing point of data_ inputs to the settling of the driver output. note 15: prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output swing. rise time of the differential inputs data_ and rcv_ is 250ps (10% to 90%). note 16: rising edge to rising edge or falling edge to falling edge. note 17: specified amplitude is programmed. at this pulse width, the output reaches at least 95% of its nominal (dc) amplitude. the pulse width is measured at data_. note 18: specified amplitude is programmed. maximum data rate is specified in transitions per second. a square wave that reach- es at least 95% of its programmed amplitude may be generated at one-half this frequency. note 19: crosstalk from either driver to the other. aggressor channel is driving 3v p-p into a 50 ? load. victim channel is in term mode with v dtv_ = +1.5v. note 20: indicative of switching speed from dhv_ or dlv_ to dtv_ and dtv_ to dhv_ or dlv_ when v dlv_ < v dtv_ < v dhv_ . if v dtv_ < v dlv_ or v dtv_ > v dhv_ , switching speed is degraded by a factor of approximately 3. note 21: change in offset voltage over the input range. note 22: unless otherwise noted, all propagation delays are measured at 40mhz, v dut_ = 0 to +2v, v chv_ = v clv_ = +1v, slew rate = 2v/ns, z s = 50 ? , driver in term mode with v dtv_ = 0. comparator outputs are terminated with 50 ? to gnd at scope input with v cco_ = 2v. open-collector outputs are also terminated (internally or externally) with r term = 50 ? to v cco_ . measured from v dut_ crossing calibrated chv_ / clv_ threshold to crossing point of differential outputs. note 23: v dut_ = 0 to +1v, v chv_ = v clv _ = +0.5v. at this pulse width, the output reaches at least 90% of its dc voltage swing. the pulse width is measured at the crossing points of the differential outputs. note 24: relative to propagation delay at v chv_ = v clv_ = +1.5v. v dut_ = 200mv p-p . overdrive = 100mv. note 25: relative to straight line between 0.5v and 2.5v. note 26: measured from crossing of input signals to the 10% point of the output voltage change. note 27: v com_ = 1.5v, z s = 50 ? , driving voltage = 3v to 0 transition and 0 to 3v transition. settling time is measured from v dut_ = 1.5v to i sink or i source settling within specified tolerance. electrical characteristics (continued) (v cc = +9.75v, v ee = -5.25v, v cco_ = +2.5v, sc1 = sc0 = 0, v cphv_ = +7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v gs = 0, t j = +85?, unless otherwise noted. all temperature coefficients are measured at t j = +70? to +100?, unless otherwise noted.) (note 1) typical operating characteristics driver large-signal response max9961/62 toc02 v dut_ = 500mv/div t = 2.50ns/div v dlv_ = 0 r l = 50 ? v dhv_ = 5v v dhv_ = 3v v dhv_ = 1v 0 driver trailing-edge timing error vs. pulse width max9961/62 toc03 pulse width (ns) timing error (ps) 20 15 10 5 -80 -60 -40 -20 0 20 40 -100 025 low pulse high pulse normalized to pw = 12.5ns period = 25ns, v dhv_ = 3v, v dlv_ = 0 driver small-signal response max9961/62 toc01 v dut_ = 50mv/div t = 2.50ns/div v dlv_ = 0 r l = 50 ? v dhv_ = 200mv v dhv_ = 100mv v dhv_ = 500mv 0
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 11 driver time delay vs. common-mode voltage max9961/62 toc04 common-mode voltage (v) time delay (ps) 5.5 4.5 2.5 3.5 1.5 0.5 -20 -10 0 10 20 30 40 50 60 -30 -0.5 normalized to v cm = 1.5v falling edge rising edge drive-to-term transition max9961/62 toc05 v dut_ = 250mv/div t = 2.5ns/div 0 dhv_ to dtv_ dlv_ to dtv_ r l = 50 ? high-impedance-to-drive transition max9961/62 toc06 v dut_ = 250mv/div t = 2.5ns/div 0 high impedance to dhv_ high impedance to dlv_ r l = 50 ? driver linearity error vs. output voltage max9961/62 toc07 v dut_ (v) linearity error (mv) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 -4 -2 0 2 4 6 -5 -3 -1 1 3 5 -6 -1.5 6.5 v dut_ = v dhv_ driver linearity error vs. output voltage max9961/62 toc08 v dut_ (v) linearity error (mv) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 -4 -2 0 2 4 6 -5 -3 -1 1 3 5 -6 -1.5 6.5 v dut_ = v dlv_ driver linearity error vs. output voltage max9961/62 toc09 v dut_ (v) linearity error (mv) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 -4 -2 0 2 4 6 -5 -3 -1 1 3 5 -6 -1.5 6.5 v dut_ = v dtv_ crosstalk to dut_ from dlv_ with dut_ = dhv_ max9961/62 toc10 v dlv_ (v) v dut_ error (mv) 4.5 3.0 1.5 0 -1.6 -1.2 -0.8 -0.4 0 0.4 0.8 1.2 1.6 2.0 -2.0 -1.5 6.0 v dhv_ = 5v v dtv_ = 1.5v normalized at v dlv_ = 0 crosstalk to dut_ from dhv_ with dut_ = dlv_ max9961/62 toc11 v dhv_ (v) v dut_ error (mv) 5.5 3.5 4.5 2.5 1.5 0.5 -1.6 -1.2 -0.8 -0.4 0 0.4 0.8 1.2 1.6 2.0 -2.0 -0.5 6.5 v dlv_ = 0 v dtv_ = 1.5v normalized at v dhv_ = 5v crosstalk to dut_ from dtv_ with dut_ = dhv_ max9961/62 toc12 v dtv_ (v) v dut_ error (mv) 4.5 2.5 3.5 1.5 0.5 -0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 -0.5 -1.5 6.5 5.5 v dhv_ = 3v v dlv_ = 0 normalized at v dtv_ = 1.5v typical operating characteristics (continued)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 12 ______________________________________________________________________________________ typical operating characteristics (continued) crosstalk to dut_ from dtv_ with dut_ = dlv_ max9961/62 toc13 v dtv_ (v) v dut_ error (mv) 4.5 2.5 3.5 1.5 0.5 -0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 -0.5 -1.5 6.5 5.5 v dlv_ = 0 v dhv_ = 3v normalized at v dtv_ = 1.5v crosstalk to dut_ from dlv_ with dut_ = dtv_ max9961/62 toc14 v dlv_ (v) v dut_ error (mv) 4.5 2.5 3.5 1.5 0.5 -0.5 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 2.0 -2.0 -1.5 6.5 5.5 v dtv_ = 1.5v v dhv_ = 6.5v normalized at v dlv_ = 0 crosstalk to dut_ from dhv_ with dut_ = dtv_ max9961/62 toc15 v dhv_ (v) v dut_ error (mv) 4.5 2.5 3.5 1.5 0.5 -0.5 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 2.0 -2.0 -1.5 6.5 5.5 v dtv_ = 1.5v v dlv_ = -1.5v normalized at v dhv_ = 3v driver gain vs. temperature max9961/62 toc16 temperature ( c) gain (v/v) 90 80 70 0.9997 0.9998 0.9999 1.0000 1.0001 1.0002 1.0003 1.0004 1.0005 1.0006 0.9996 60 100 normalized at t j = +85 c driver offset vs. temperature max9961/62 toc17 temperature ( c) offset (mv) 90 80 70 -0.4 -0.2 0 0.2 0.4 0.6 -0.6 60 100 normalized at t j = +85 c comparator offset vs. common-mode voltage max9961/62 toc18 common-mode voltage (v) offset (mv) 6.5 5.5 3.5 4.5 1.5 0.5 2.5 -0.5 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 2.0 -2.0 -1.5 v ee = -4.5v v ee = -5.5v v ee = -6.5v normalized at v cm = 1.5v and v ee = -5.5v comparator rising-edge timing variation vs. common-mode voltage max9961/62 toc19 common-mode voltage (v) timing variation (ps) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 -100 -50 0 50 100 200 150 -150 -1.5 6.5 v ee = -4.5v v ee = -5.5v v ee = -6.5v normalized at v cm = 1.5v and v ee = -5.25v comparator falling-edge timing variation vs. common-mode voltage max9961/62 toc20 common-mode voltage (v) timing variation (ps) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 -100 -50 0 50 100 150 -150 -1.5 6.5 v ee = -4.5v v ee = -5.5v v ee = -6.5v normalized at v cm = 1.5v and v ee = -5.25v comparator timing variation vs. overdrive max9961/62 toc21 overdrive (v) delay (ps) 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 -50 0 50 100 150 200 -100 01.0 falling edge rising edge normalized at overdrive = 0.5v
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 13 comparator trailing-edge timing error vs. pulse width max9961/62 toc22 pulse width (ns) timing error (ps) 20 15 10 5 -50 -40 -30 -20 -10 0 10 20 30 -80 -70 -60 025 normalized at pw = 12.5ns period = 25ns high pulse low pulse comparator timing variation vs. input slew rate, dut_ rising max9961/62 toc23 slew rate (v/ns) propagation delay (ns) 1.5 2.0 1.0 -60 -50 -40 -30 -20 -10 0 10 20 30 40 -70 0.5 2.5 normalized at slew rate = 1.2v/ns comparator timing variation vs. input slew rate, dut_ falling max9961/62 toc24 slew rate (v/ns) propagation delay (ps) 1.5 2.0 1.0 -60 -50 -40 -30 -20 -10 0 10 20 30 40 -70 0.5 2.5 normalized at slew rate = 1.2v/ns comparator differential output response max9961/62 toc25 v out = 50mv/div t = 2.50ns/div 0 v dut_ = 0 to 3v pulse, v chv_ = v clv_ = +1.5v external load = 50 ? comparator response vs. high slew-rate overdrive max9961/62 toc26 t = 2.50ns/div v = 500mv/div 0 digitized output input high-impedance mode input slew rate = 6v/ns comparator offset vs. temperature max9961/62 toc27 temperature ( c) offset (mv) 95 90 85 80 75 70 65 -0.4 -0.2 0 0.2 0.4 0.6 0.8 -0.8 -0.6 60 100 normalized at t j = +85 c clamp response max9961/62 toc28 v dut_ = 500mv/div t = 5.0ns/div 0 v dut_ = 0 to 3v square wave r s = 25 ? v cplv_ = -0.1v, v cphv_ = +3.1v rising edge falling edge active-load voltage vs. current max9961/62 toc29 v dut_ (v) i dut_ (ma) 3.0 2.5 2.0 -2.0 -1.0 0 1.0 2.0 3.0 -3.0 1.5 3.5 v com_ = 2.5v v ldh_ = 5v v ldl_ = 5v active-load linearity error i dut_ vs. v ldh_ max9961/62 toc30 v ldh_ (v) linearity error ( a) 1 0.1 -10 0 10 20 -20 0.01 10 v com_ = 2.5v v ldl_ = 0 v dut_ = 0 calibration points: v ldh_ = 0.5v, 2.5v typical operating characteristics (continued)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 14 ______________________________________________________________________________________ typical operating characteristics (continued) active-load linearity error i dut_ vs. v ldl_ max9961/62 toc31 v ldl_ (v) linearity error ( a) 1 0.1 -15 -10 -5 0 5 10 15 20 -20 0.01 10 v com_ = 2.5v v ldh_ = 0 v dut_ = 5v calibration points: v ldl_ = 0.5v, 2.5v high-impedance leakage current vs. dut_ voltage max9961/62 toc32 v dut_ (v) i dut_ ( a) 5.5 4.5 -0.5 0.5 1.5 2.5 3.5 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 1.0 0.8 -1.0 -0.8 -1.5 6.5 v ldh_ = v ldl_ = 5.0v v ldh_ = v ldl_ = 0 low-leakage current vs. dut_ voltage max9961/62 toc33 v dut_ (v) i dut_ (na) 5.5 4.5 2.5 3.5 0.5 1.5 -0.5 0 1 2 3 4 5 6 7 8 9 -1 -1.5 6.5 v chv_ = v clv_ = +6.5v v chv_ = v clv_ = +5.0v v chv_ = v clv_ < +3.0v clamp current vs. difference voltage max9961/62 toc34 v cphv_ (v) i dut_ ( a) 3.9 3.8 3.6 3.7 3.2 3.3 3.4 3.5 3.1 0 100 200 300 400 500 600 700 800 900 1000 1100 -100 3.0 4.0 v dut_ = 3v v cpl_ = 0 clamp current vs. difference voltage max9961/62 toc35 v cplv_ (v) i dut_ ( a) -0.25 -0.50 -0.75 -1.00 -1.25 -1000 -900 -800 -700 -600 -500 -400 -300 -200 -100 0 -1.50 0 v dut_ = 0, v cphv_ = 3v high-impedance-to-low-leakage transition max9961/62 toc36 i dut_ = 400na/div t = 5 s/div 0 0 low leakage to high impedance high impedance to low leakage t = 0 indicates rising edge of cs r l = 100k ? c l = 20pf driver reference input currents vs. input voltage max9961/62 toc37 input voltage (v) input current ( a) 5.5 4.5 2.5 3.5 0.5 1.5 -0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 0.5 -1.5 6.5 i dhv_ i dlv_ i dtv_ comparator reference input current vs. input voltage max9961/62 toc38 input voltage (v) input current (na) 5.5 4.5 3.5 2.5 1.5 0.5 -0.5 0.5 1.0 1.5 2.0 2.5 3.0 0 -1.5 6.5 v dut_ = 6.5v i clv_ i chv_ input current vs. input voltage, cphv_ max9961/62 toc39 v cphv_ (v) i cphv_ (na) 5.5 4.5 -0.5 0.5 1.5 2.5 3.5 300 400 500 600 700 200 350 450 550 650 250 6.5 7.5 v cplv_ = -2.2v
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 15 input current vs. input voltage, cplv_ max9961/62 toc40 v cplv_ (v) i cplv_ (na) 4.5 3.5 2.5 1.5 0.5 -0.5 -1.5 -850 -800 -750 -700 -650 -600 -900 -2.5 5.5 v cphv_ = 7.2v load reference input currents vs. input voltage max9961/62 toc41 input voltage (v) input current (na) 4 3 2 1 -750 -700 -650 -600 -550 -500 -800 05 i ldh_ and i ldl_ input currents vs. input voltage, com_ max9961/62 toc42 v com_ (v) i com_ (na) 4.5 3.5 2.5 1.5 0.5 -0.5 -250 -200 -150 -100 -50 0 -300 -1.5 5.5 supply current, i cc vs. v cc v cc (v) i cc (ma) 10.3 10.1 9.9 9.7 60 70 80 90 100 110 50 9.5 10.5 max9961/62 toc43 b a d c f e r l = 10k ? , c l = 0.5pf, v ee = -5.25v a: v dut_ = v dtv_ = 1.5v, v dhv_ = 3v, v dlv_ = 0, a: v chv_ = v clv_ = 0, v cphv_ = 7.2v, a: v cplv_ = -2.2v, v ldh_ = v ldl_ = 0 b: same as 'a' except v ldh_ = v ldl_ = 5v c: same as 'a' except driver disabled high-z and load enabled d: same as 'c' except v ldh_ = v ldl_ = 5v e: same as 'a' except low-leakage mode asserted f: same as 'e' except v ldh_ = v ldl_ = 5v supply current, i ee vs. v ee max9961/62 toc44 v ee (v) i ee (ma) -5.0 -5.5 -6.0 -190 -180 -170 -160 -150 -140 e f c d a b -130 -200 -6.5 -4.5 r l = 10k ? , c l = 0.5pf, v cc = 9.75v a: v dut_ = v dtv_ = 1.5v, v dhv_ = 3v, v dlv_ = 0, a: v chv_ = v clv_ = 0, v cphv_ = 7.2v, a: v cplv_ = -2.2v, v ldh_ = v ldl_ = 0 b: same as 'a' except v ldh_ = v ldl_ = 5v c: same as 'a' except driver disabled high-z and load enabled d: same as 'c' except v ldh_ = v ldl_ = 5v e: same as 'a' except low-leakage mode asserted f: same as 'e' except v ldh_ = v ldl_ = 5v i cc vs. temperature max9961/62 toc45 temperature ( c) i cc (ma) 100 90 80 70 75 80 85 90 95 100 70 60 110 v dut = v dtv_ = 1.5v, v dhv_ = 3v, v dlv_ = 0, v chv_ = v clv_ = 0, v cphv_ = 7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v cc = 9.75v, v ee = -5.25v i ee vs. temperature max9961/62 toc46 temperature ( c) i ee (ma) 100 90 80 70 -188 -186 -184 -182 -180 -178 -176 -174 -172 -170 -190 60 110 v dut = v dtv_ = 1.5v, v dhv_ = 3v, v dlv_ = 0, v chv_ = v clv_ = 0, v cphv_ = 7.2v, v cplv_ = -2.2v, v ldh_ = v ldl_ = 0, v cc = 9.75v, v ee = -5.25v typical operating characteristics (continued)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 16 ______________________________________________________________________________________ dtv_ dhv_ t tdr dlv_ t tdf dhv_ t dtf dlv_ t dtr dtv_ (a). drive-to-term rise and fall time (b). term-to-drive rise and fall time 90% 10% 90% 10% 90% 10% 90% 10% max9961 max9962 figure 1. drive and term timing pin description pin max9961 max9962 name function 1 25 temp temperature monitor output 2, 9, 12, 14, 17, 24, 35, 45, 46, 60, 80, 81, 91 2, 9, 12, 14, 17, 24, 35, 45, 46, 66, 80, 81, 91 v ee negative power-supply input 3, 5, 10, 16, 21, 23, 25, 34, 43, 44, 82, 83, 92 1, 3, 5, 10, 16, 21, 23, 34, 43, 44, 82, 83, 92 gnd ground connection 4, 11, 15, 22, 33, 41, 42, 66, 84, 85, 93 4, 11, 15, 22, 33, 41, 42, 60, 84, 85, 93 v cc positive power-supply input 620 force1 channel 1 force input from external pmu 7 19 dut1 channel 1 device-under-test input/output. combined i/o for driver, comparator, clamp, and load. 818 sense1 channel 1 sense output to external pmu 13 13 gs ground sense. gs is the ground reference for ldh_ and ldl_. 18 8 sense2 channel 2 sense output to external pmu 19 7 dut2 channel 2 device-under-test input/output. combined i/o for driver, comparator, clamp, and load. 20 6 force2 channel 2 force input from external pmu 26 100 clv2 channel 2 low comparator reference input 27 99 chv2 channel 2 high comparator reference input 28 98 dlv2 channel 2 driver low reference input
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 17 pin max9961 max9962 name function 29 97 dtv2 channel 2 driver termination reference input 30 96 dhv2 channel 2 driver high reference input 31 95 cplv2 channel 2 low clamp reference input 32 94 cphv2 channel 2 high clamp reference input 36 90 nch2 37 89 ch2 channel 2 comparator high output. differential output of channel 2 high comparator. 38 88 v cco2 channel 2 collector voltage input. voltage for channel 2 comparator output pullup resistors. this is the pullup voltage for the internal termination resistors. not internally connected on versions without internal termination resistors. 39 87 ncl2 40 86 cl2 channel 2 comparator low output. differential output of channel 2 low comparator. 47 79 com2 channel 2 active-load commutation-voltage reference input 48 78 ldl2 channel 2 active-load source-current reference input 49 77 ldh2 channel 2 active-load sink-current reference input 50, 76 50, 76 n.c. no connection. do not connect. 51 75 tdata2 channel 2 data termination voltage input. termination voltage input for the data2 and ndata2 differential inputs. not internally connected on versions without internal termination resistors. 52 74 ndata2 53 73 data2 channel 2 multiplexer control inputs. differential controls data2 and ndata2 select driver 2? input from dhv2 or dlv2. drive data2 above ndata2 to select dhv2. drive ndata2 above data2 to select dlv2. 54 72 trcv2 channel 2 rcv termination voltage input. termination voltage input for the rcv2 and nrcv2 differential inputs. not internally connected on versions without internal termination resistors. 55 71 nrcv2 56 70 rcv2 channel 2 multiplexer control inputs. differential controls rcv2 and nrcv2 place channel 2 into receive mode. drive rcv2 above nrcv2 to place channel 2 into receive mode. drive nrcv2 above rcv2 to place channel 2 into drive mode. 57 69 tlden2 channel 2 load-enable termination voltage input. termination voltage input for the lden2 and nlden2 differential inputs. not internally connected on versions without internal termination resistors. 58 68 nlden2 59 67 lden2 channel 2 multiplexer control inputs. differential controls lden2 and nlden2 enable/disable the active load. drive lden2 above nlden2 to enable the channel 2 active load. drive nlden2 above lden2 to disable the channel 2 active load. 61 65 rst reset input. asynchronous reset input for the serial register. rst is active low and asserts low-leakage mode. at power-up, hold rst low until v cc and v ee have stabilized. 62 64 cs chip-select input. serial port activation input. cs is active low. 63 63 thr single-ended logic threshold. leave thr unconnected to set the threshold to +1.25v or force thr to a desired threshold voltage. 64 62 sclk serial-clock input. clock for serial port. 65 61 din data input. serial port data input. pin description (continued)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 18 ______________________________________________________________________________________ pin description (continued) pin max9961 max9962 name function 67 59 lden1 68 58 nlden1 channel 1 multiplexer control inputs. differential controls lden1 and nlden1 enable/disable the active load. drive lden1 above nlden1 to enable the channel 1 active load. drive nlden1 above lden1 to disable the channel 1 active load. 69 57 tlden1 channel 1 load-enable termination voltage input. termination voltage input for the lden1 and nlden1 differential inputs. not internally connected on versions without internal termination resistors. 70 56 rcv1 71 55 nrcv1 channel 1 multiplexer control inputs. differential controls rcv1 and nrcv1 place channel 1 into receive mode. drive rcv1 above nrcv1 to place channel 1 into receive mode. drive nrcv1 above rcv1 to place channel 1 into drive mode. 72 54 trcv1 channel 1 rcv termination voltage input. termination voltage input for the rcv1 and nrcv1 differential inputs. not internally connected on versions without internal termination resistors. 73 53 data1 74 52 ndata1 channel 1 multiplexer control inputs. differential controls data1 and ndata1 select driver 1? input from dhv1 or dlv1. drive data1 above ndata1 to select dhv1. drive ndata1 above data1 to select dlv1. 75 51 tdata1 channel 1 data termination voltage input. termination voltage input for the data1 and ndata1 differential inputs. not internally connected on versions without internal termination resistors. 77 49 ldh1 channel 1 active-load sink-current reference input 78 48 ldl1 channel 1 active-load source-current reference input 79 47 com1 channel 1 active-load commutation-voltage reference input 86 40 cl1 87 39 ncl1 channel 1 low comparator output. differential output of channel 1 low comparator. 88 38 v cco1 channel 1 collector voltage input. voltage for channel 1 comparator output pullup resistors. this is the pullup voltage for the internal termination resistors. not internally connected on versions without internal termination resistors. 89 37 ch1 90 36 nch1 channel 1 high comparator high output. differential output of channel 1 high-side comparator. 94 32 cphv1 channel 1 high clamp reference input 95 31 cplv1 channel 1 low clamp reference input 96 30 dhv1 channel 1 driver high reference input 97 29 dtv1 channel 1 driver termination reference input 98 28 dlv1 channel 1 driver low reference input 99 27 chv1 channel 1 high comparator reference input 100 26 clv1 channel 1 low comparator reference input pad exposed pad. the exposed pad for heat removal is at v ee potential. connect to v ee or leave isolated.
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 19 max9961 max9962 one of two identical channels shown buffer 50 ? dtv_ dhv_ dlv_ data_ tdata_ trcv_ ndata_ rcv_ nrcv_ cphv_ cplv_ chv_ ch_ nch_ cl_ ncl_ clv_ ldh_ optional r cco 4 x 50 ? comparators sink (high) current active load source (low) current clamps dut_ sense_ 400 ? force_ sclk thr v cc v ee gnd sc1 sc0 tmsel ldcal v cco _ din serial interface rst ldcal v cc v ee active- load control lleak sc1 sc0 tmsel slew-rate control optional r data 2 x 50 ? optional r rcv 2 x 50 ? lleak high-z multiplexer temp cs lleak serial interface is common to both channels. mode bits are independently latched for each channel. ch_ mode bits 10k ? tlden_ lden_ optional r lden 2 x 50 ? nlden_ com_ ldl_ gs functional diagram
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 20 ______________________________________________________________________________________ slew rate dlv_ dhv_ dtv_ data_ rcv_ mode buffer 50 ? dut_ 4 tmsel sc0 sc1 lleak cphv_ cplv_ high-z 0 0 0 0 1 1 1 high- speed inputs reference inputs comparators and active load clamps max9961 max9962 figure 2. simplified driver channel detailed description the max9961/max9962 dual, low-power, high-speed, pin electronics dcl ics include, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. the driver features a -1.5v to +6.5v operating range and high-speed operation, includes high-impedance and active-termination (3rd- level drive) modes, and is highly linear even at low volt- age swings. the dual comparator provides low dispersion (timing variation) over a wide variety of input conditions. the clamps provide damping of high-speed dut_ waveforms when the device is configured as a high-impedance receiver. the programmable load sup- plies up to 2ma of source and sink current. the load facilitates contact/continuity testing and pullup of high- output-impedance devices. the max9961a/max9962a provide tight matching of offset for the drivers and the comparators allowing ref- erence levels to be shared across multiple channels in cost-sensitive systems. use the max9961b/max9962b for system designs that incorporate independent refer- ence levels for each channel. optional internal resistors at the high-speed inputs pro- vide compatibility with lvpecl, lvds, and gtl inter- faces. connect the termination voltage inputs (tdata_, trcv_, tlden_) to the appropriate voltage for termi- nating lvpecl, gtl, or other logic. leave the inputs unconnected for 100 ? differential lvds termination. see the selector guide for termination options. the comparators provide open-collector outputs, which must be pulled up to collector voltage v cco . optional internal resistors provide 50 ? signal termination and pullup without the need for external components. see the selector guide for device termination options. see the comparators section for termination details. a 3-wire, low-voltage, cmos-compatible serial inter- face programs the low-leakage, load calibration, slew rate, and tri-state/terminate operational configurations of the max9961/max9962.
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 21 output driver the driver input is a high-speed multiplexer that selects one of three voltage inputs: dhv_, dlv_, or dtv_. this switching is controlled by high-speed inputs data_ and rcv_, and mode-control bit tmsel (table 1). a slew-rate circuit controls the slew rate of the buffer input. select to one of four possible slew rates accord- ing to table 2. the speed of the internal multiplexer sets the 100% driver slew rate (see the driver large- signal response graph in the typical operating characteristics ). dut_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (figure 2, table 1). in high- impedance mode the clamps are connected. high- speed input rcv_ and mode control bits tmsel and lleak control the switching. in high-impedance mode, the bias current at dut_ is less than 1.5? over the 0 to 3v range, while the node maintains its ability to track high-speed signals. in low-leakage mode, the bias cur- rent at dut_ is further reduced to less than 15na, and signal tracking slows. see the low-leakage mode sec- tion for more details. the nominal driver output resistance is 50 ? . contact the factory for different resistance values within the 45 ? to 51 ? range. clamps configure the voltage clamps (high and low) to limit the voltage at dut_ and to suppress reflections when the channel is configured as a high-impedance receiver. the clamps behave as diodes connected to the outputs of high-current buffers. internal circuitry compensates for the diode drop at 1ma clamp current. set the clamp voltages using the external connections cphv_ and cplv_. the clamps are enabled only when the driver is in the high-impedance mode (figure 2). for transient suppression, set the clamp voltages to approximately the minimum and maximum expected dut_ voltage range. the optimal clamp voltages are application spe- cific and must be empirically determined. if clamping is not desired, set the clamp voltages at least 0.7v out- side the expected dut_ voltage range; overvoltage protection remains active without loading dut_. comparators the max9961/max9962 provide two independent high- speed comparators for each channel. each comparator has one input connected internally to dut_ and the other input connected to either chv_ or clv_ (see the functional diagram ). comparator outputs are a logical result of the input conditions, as indicated in table 3. the comparator differential outputs are open collector. this configuration switches an 8ma current source between the two outputs, and is available with and with- out internal termination resistors connected to v cco_ (figure 3). for external termination, leave v cco_ uncon- nected and add the required external resistors. these resistors are typically 50 ? to the pullup voltage at the receiving end of the output trace. alternate configura- tions to terminate different path impedances can be used provided that the absolute maximum ratings are not exceeded. note that the resistor value also sets the voltage swing. for internal termination, connect v cco_ to the desired v oh voltage. the output provides a nomi- nal 400mv p-p swing and 50 ? source termination. table 1. driver logic external connections internal control register data_ rcv_ tmsel lleak driver output 1 0 x 0 drive to dhv_ 0 0 x 0 drive to dlv_ x110 drive to dtv_ (term mode) x100 high-impedance mode (high-z) x x x 1 low-leakage mode table 2. slew rate logic sc1 sc0 driver slew rate (%) 0 0 100 01 75 10 50 11 25 table 3. comparator logic dut_ > chv_ dut_ > clv_ ch_ cl_ 0000 0101 1010 1111
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 22 ______________________________________________________________________________________ active load the active load consists of linearly programmable source and sink current sources, a commutation buffer, and a diode bridge (see the functional diagram ). analog control inputs ldh_ and ldl_ program the sink and source currents, respectively, within the 0 to 2ma range. analog reference input com_ sets the commu- tation buffer output voltage. the source and sink nam- ing convention is referenced to the device under test. current out of the max9961/max9962 constitutes sink current while current into the max9961/max9962 con- stitutes source current. the programmed source (low) current loads the device under test when v dut_ > v com_ . the programmed sink (high) current loads the device under test when v dut_ < v com_ . the gs input allows a single level-setting dac, such as the max5631 or max5734, to program the max9961/ max9962s?active load, driver, comparator, and clamps. although all the dac levels typically are offset by v gs , the operation of the max9961/max9962s ground-sense input nullifies this offset with respect to the active-load currents. connect gs to the ground ref- erence used by the dac. (v ldl_ - v gs ) sets the source current by +400?/v. (v ldh_ - v gs ) sets the sink cur- rent by -400?/v. the high-speed differential input lden_ and 2 bits of the control word, ldcal and lleak, control the load (table 4). when the load is enabled, the internal source and sink current sources connect to the diode bridge. when the load is disabled, the internal current sources shunt to ground and the top and bottom of the bridge float (see the functional diagram ). lleak places the load into low-leakage mode. lleak overrides lden_ and ldcal. see the low-leakage mode section for more detailed information. load calibration enable, ldcal the ldcal signal enables the load independently of the state of lden_. in some tester configurations, the load enable is driven with the complement of the driver high-impedance signal (rcv_), so disabling the driver enables the load and vice versa. ldcal allows the load and driver to be simultaneously enabled for diag- nostic purposes in this tester configuration (table 4). table 4. active load programming external connections internal control register lden_ ldcal lleak mode 000 normal operating mode, load disabled 100 normal operating mode, load enabled x10 load enabled for diagnostics x x 1 low-leakage mode clv_ chv_ dut_ ch_ nch_ v ee 8ma 8ma cl_ ncl_ optional 4 x 50 ? v cco _ max9961 max9962 figure 3. open-collector comparator outputs
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 23 sclk din d6 d5 d4 d3 d2 d1 d0 t cl t css0 t css1 t cswh t csh1 t dh t ds t ch cs figure 4. serial interface timing dq enable set 1 4 6 f/f dq enable set 1 4 5 f/f 0123456 shift register din rst thr sclk enable cs dq enable v thrint = 1.25v 4 0-3 6 f/f 20k ? dq enable 4 0-3 5 f/f lleak ldcal, tmsel, sc0, sc1 lleak channel 1 mode bits ldcal, tmsel, sc0, sc1 channel 2 mode bits max9961 max9962 figure 5. serial interface low-leakage mode, lleak asserting lleak through the serial port or with rst places the max9961/max9962 into a very-low-leakage state (see electrical characteristics ). the comparators function at full speed, but the driver, clamps, and active load are disabled. this mode is convenient for making iddq and pmu measurements without the need for an output disconnect relay. lleak is independent for each channel. when dut_ is driven with a high-speed signal while lleak is asserted, the leakage current momentarily increases beyond the limits specified for normal opera- tion. the low-leakage recovery specification in the electrical characteristics table indicates device behav- ior under this condition. serial interface and device control a cmos-compatible serial interface controls the max9961/max9962 modes (figure 5). control data flow into a 7-bit shift register (msb first) and are latched when cs is taken high, as shown in figure 4. data from the shift register are then loaded to either or both of the latches as determined by bits d5 and d6, and indicated in figure 5 and table 5. the latch- es contain the 5 mode bits for each channel of the dual-pin driver. the mode bits, in conjunction with external inputs data_ and rcv_, manage the fea- tures of each channel, as shown in figure 2 and tables 1 and 2. rst sets lleak = 1 for both chan- nels, forcing them into low-leakage mode. at power- up, hold rst low until v cc and v ee have stabilized.
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 24 ______________________________________________________________________________________ table 5. shift register functions bit name description d6 ch1 channel 1 write enable. set to 1 to update the control byte for channel 1. set to 0 to make no changes to channel 1. d5 ch2 channel 2 write enable. set to 1 to update the control byte for channel 2. set to 0 to make no changes to channel 2. d4 lleak low-leakage select. set to 1 to put driver, load, and clamps into low-leakage mode. comparators remain active in low-leakage mode. set to 0 for normal operation. d3 tmsel termination select. driver termination select bit. set to 1 to force the driver output to the dtv_ voltage (term mode) when rcv_ = 1. set to 0 to place the driver into high- impedance mode (high-z) when rcv_ = 1. see table 1. d2 sc1 d1 sc0 driver slew rate select. sc1 and sc0 set the driver slew rate. see table 2. d0 ldcal load c al i b r ate. over r i d es ld e n to enab l e l oad . s et ld c al to 1 to enab l e l oad . s et ld c al to 0 for nor m al op er ati on. s ee tab l e 4. analog control input thr sets the threshold for the input logic, allowing operation with cmos logic as low as 0.9v. leaving thr unconnected results in a nomi- nal threshold of 1.25v from an internal reference, pro- viding compatibility with 2.5v to 3.3v logic. temperature monitor the max9961/max9962 supply a temperature output signal, temp, that asserts a nominal output voltage of 3.43v at a die temperature of +70? (343k). the out- put voltage increases with temperature at 10mv/?. heat removal under normal circumstances, the max9961/max9962 require heat removal through the exposed pad by use of an external heat sink. the exposed pad is electrical- ly at v ee potential, and must be either connected to v ee or isolated. the pad is located on the top of the max9961, and on the bottom of the max9962.
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 25 max9949 max9950 rxd pmu max9961 max9962 dcl dut 400 ? ~45 ? force force sense interfacing to pmu without external relays. pmu sourcing 2ma or less. sense r b - r e current- sense amp main amp reference input reference inputs in to adc msr rcom dhv dtv dlv rxa 10k ? max9949 max9950 rxd pmu max9961 max9962 dcl dut 400 ? driver = dtv driver in low-leakage mode ~45 ? force force sense interfacing to pmu without external relays. dcl sourcing up to 60ma. sense r b - r e current- sense amp main amp reference input reference inputs in to adc msr rcom dhv dtv dlv rxa 10k ? typical application circuits (simplified)
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load 26 ______________________________________________________________________________________ selector guide part accuracy grade comparator output termination high-speed digital input termination heat extraction max9961 adccq a none none top max9961agccq a none 100 ? with center tap top max9961alccq a 50 ? to v cco_ 100 ? with center tap top max9961bdccq b none none top max9961bgccq b none 100 ? with center tap top max9961blccq b 50 ? to v cco_ 100 ? with center tap top max9962 adccq a none none bottom max9962agccq a none 100 ? with center tap bottom max9962alccq a 50 ? to v cco_ 100 ? with center tap bottom max9962bdccq b none none bottom max9962bgccq b none 100 ? with center tap bottom max9962blccq b 50 ? to v cco_ 100 ? with center tap bottom chip information transistor count: 5130 process: bipolar exposed pad: at v ee potential; connect to v ee or leave isolated. package information for the latest package outline information, go to www.maxim-ic.com/packages .
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load ______________________________________________________________________________________ 27 temp 1 v ee 2 gnd 3 v cc 4 gnd 5 force1 6 dut1 7 sense1 8 v ee 9 gnd 10 v cc 11 12 13 v ee 14 v cc 15 gnd 16 v ee 17 sense2 18 dut2 19 force2 20 gnd 21 v cc 22 gnd 23 v ee 24 gnd 25 gs v ee clv2 26 chv2 27 dlv2 28 dtv2 29 dhv2 30 cplv2 31 cphv2 32 v cc 33 gnd 34 v ee 35 nch2 36 37 38 ncl2 39 cl2 40 v cc 41 v cc 42 gnd 43 gnd 44 v ee 45 v ee 46 com2 47 ldl2 48 ldh2 49 n.c. 50 v cco2 ch2 tdata2 51 ndata2 52 data2 53 trcv2 54 nrcv2 55 rcv2 56 tlden2 57 nlden2 58 lden2 59 v ee 60 rst 61 62 63 sclk 64 din 65 v cc 66 lden1 67 nlden1 68 tlden1 69 rcv1 70 nrcv1 71 trcv1 72 data1 73 ndata1 74 tdata1 75 thr cs n.c. 76 ldh1 77 ldl1 78 com1 79 v ee 80 v ee 81 gnd 82 gnd 83 v cc 84 v cc 85 cl1 86 87 88 ch1 89 nch1 90 v ee 91 gnd 92 v cc 93 cphv1 94 cplv1 95 dhv1 96 dtv1 97 dlv1 98 chv1 99 clv1 100 v cco1 ncl1 max9961 top view tqfp-epr pin configurations
max9961/max9962 dual, low-power, 500mbps ate drivers/comparators with 2ma load maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 28 ____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 2004 maxim integrated products printed usa is a registered trademark of maxim integrated products. gnd 1 v ee 2 gnd 3 v cc 4 gnd 5 force2 6 dut2 7 sense2 8 v ee 9 gnd 10 v cc 11 12 13 v ee 14 v cc 15 gnd 16 v ee 17 sense1 18 dut1 19 force1 20 gnd 21 v cc 22 gnd 23 v ee 24 temp 25 gs v ee clv1 26 chv1 27 dlv1 28 dtv1 29 dhv1 30 cplv1 31 cphv1 32 v cc 33 gnd 34 v ee 35 nch1 36 37 38 ncl1 39 cl1 40 v cc 41 v cc 42 gnd 43 gnd 44 v ee 45 v ee 46 com1 47 ldl1 48 ldh1 49 n.c. 50 v cco1 ch1 tdata1 51 ndata1 52 data1 53 trcv1 54 nrcv1 55 rcv1 56 tlden1 57 nlden1 58 lden1 59 v cc 60 din 61 62 63 64 65 v ee 66 lden2 67 nlden2 68 tlden2 69 rcv2 70 nrcv2 71 trcv2 72 data2 73 ndata2 74 tdata2 75 thr sclk n.c. 76 ldh2 77 ldl2 78 com2 79 v ee 80 v ee 81 gnd 82 gnd 83 v cc 84 v cc 85 cl2 86 87 88 ch2 89 nch2 90 v ee 91 gnd 92 v cc 93 cphv2 94 cplv2 95 dhv2 96 dtv2 97 dlv2 98 chv2 99 clv2 100 v cco2 ncl2 max9962 top view tqfp-ep rst cs pin configurations (continued)
e nglish ? ???? ? ??? ? ??? what's ne w p roducts solutions de sign ap p note s sup p ort buy comp any me mbe rs max9961 part number table notes: see the max9961 quickview data sheet for further information on this product family or download the max9961 full data sheet (pdf, 440kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming c onventions . 4. * some packages have variations, listed on the drawing. "pkgc ode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis max9961blevkit rohs/lead-free: no max9961blc c q+d 0c to +70c rohs/lead-free: yes max9961bdc c q+td 0c to +70c rohs/lead-free: yes max9961bdc c q+d 0c to +70c rohs/lead-free: yes max9961alc c q+td 0c to +70c rohs/lead-free: yes max9961alc c q+d 0c to +70c rohs/lead-free: yes max9961adc c q+td 0c to +70c rohs/lead-free: yes
max9961adc c q+d 0c to +70c rohs/lead-free: yes max9961blc c q-td 0c to +70c rohs/lead-free: no max9961bdc c q-td 0c to +70c rohs/lead-free: no max9961alc c q-td 0c to +70c rohs/lead-free: no max9961adc c q-td 0c to +70c rohs/lead-free: no max9961blc c q+td 0c to +70c rohs/lead-free: yes max9961blc c q-d tqfp;100 pin;14x14x1mm dwg: 21-0148a (pdf) use pkgcode/variation: c 100e-8r * 0c to +70c rohs/lead-free: no materials analysis max9961bdc c q-d tqfp;100 pin;14x14x1mm dwg: 21-0148a (pdf) use pkgcode/variation: c 100e-8r * 0c to +70c rohs/lead-free: no materials analysis max9961alc c q-d tqfp;100 pin;14x14x1mm dwg: 21-0148a (pdf) use pkgcode/variation: c 100e-8r * 0c to +70c rohs/lead-free: no materials analysis max9961adc c q-d tqfp;100 pin;14x14x1mm dwg: 21-0148a (pdf) use pkgcode/variation: c 100e-8r * 0c to +70c rohs/lead-free: no materials analysis didn't find what you need? c ontac t us: send us an email c opyright 2 0 0 7 by m axim i ntegrated p roduc ts , dallas semic onduc tor ? legal n otic es ? p rivac y p olic y

▲Up To Search▲

Price & Availability of MAX9961BLCCQ-D

	To Download MAX9961BLCCQ-D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .